A MEMS Clearinghouse® and information portal
for the MEMS and Nanotechnology community
RegisterSign-In
MEMSnet Home About Us What is MEMS? Beginner's Guide Discussion Groups Advertise Here
News
MEMSnet Home: MEMS-Talk: SiO2 As a Mask
SiO2 As a Mask
2005-04-17
guda reddy
2005-04-18
David Nemeth
2005-04-18
[email protected]
2005-04-18
Shile
2005-04-18
Kenneth Smith
2005-04-21
guda reddy
2005-04-21
David Nemeth
2005-04-21
Joe Lonjin
SiO2 As a Mask
Kenneth Smith
2005-04-18
Roger is correct as we often do 5 micron  up to 15um on Si02. Although
there is a self limiting effect in thermal oxidation, it can be pushed
to higher levels. it is not uncommon to use 2 or 3um for a box layer on
SOI wafers.
Ken

Shile wrote:

>Oxidation of silicon does not stop at 1 micron.  I have wet oxidized Si
>to >3 microns.  This oxide provided sufficient mask to etch through a
>300 micron wafer in KOH.

reply
Events
Glossary
Materials
Links
MEMS-talk
Terms of Use | Contact Us | Search
MEMS Exchange
MEMS Industry Group
Coventor
Harrick Plasma
Tanner EDA
MEMStaff Inc.
The Branford Group
Addison Engineering
Process Variations in Microsystems Manufacturing