A MEMS Clearinghouse® and information portal
for the MEMS and Nanotechnology community
RegisterSign-In
MEMSnet Home About Us What is MEMS? Beginner's Guide Discussion Groups Advertise Here
News
MEMSnet Home: MEMS-Talk: RIE for SiO2
RIE for SiO2
2010-02-02
renil kumar
2010-02-03
antwi nimo
2010-02-04
Prömpers, Michael
RIE for SiO2
antwi nimo
2010-02-03
RIE is possible but the etch rate is very slow in SiO2.  I do not no if it is
impossible by your process to just use Resist as mask then pattern the resist
with lithography and etch the oxide in BHF. For oxide thickness of  0.5µm that
will virtually be anisotropic and there will not be major difference with RIE.

I hope it helps,

Nimo

--- On Tue, 2/2/10, renil kumar  wrote:

From: renil kumar 
Subject: [mems-talk] RIE for SiO2
To: [email protected]
Date: Tuesday, February 2, 2010, 2:23 AM

Hi All

                 I am trying to transfer the pattern over 500nm thick layer of
SiO2 thermally grown over a planar Si wafer using RIE. The minimum feature size
is 1um. Right now we have CF4 gas with us. I am looking for best RIE parameters
to obtain anisotropic etching of SiO2 (500nm). i.e. RIE power gas flow rate mask
thickness and vaccuum etc. I am using PMMA as the hard mask. Has anyone tried it
before. If so please share me the details. Any suggestions will be appreciated
well. Thanks in advance.

Renil
reply
Events
Glossary
Materials
Links
MEMS-talk
Terms of Use | Contact Us | Search
MEMS Exchange
MEMS Industry Group
Coventor
Harrick Plasma
Tanner EDA
MEMStaff Inc.
Process Variations in Microsystems Manufacturing
Addison Engineering
The Branford Group