A MEMS Clearinghouse® and information portal
for the MEMS and Nanotechnology community
RegisterSign-In
MEMSnet Home About Us What is MEMS? Beginner's Guide Discussion Groups Advertise Here
News
MEMSnet Home: MEMS-Talk: Etching SOI wafer from back side
Etching SOI wafer from back side
2010-05-05
weiquan yang
2010-05-05
QAZI, MUHAMMAD
2010-05-05
Kagan Topalli
2010-05-06
Om Suwal
2010-05-06
weiquan yang
2010-05-07
Massimiliano Decarli
2010-05-06
M. Emre Karagozler
2010-05-07
Brian Stahl
2010-05-07
Jie Zou
Etching SOI wafer from back side
weiquan yang
2010-05-06
Dear all,

Thank you for your reply. The top Si layer of SOI is only 300 nm and with
pattern, therefore I could not grow thermal SiO2 on top. For my purpose, one
way is to put a glass substrate on top side of SOI and seal the edge with
some polymer. I don't know wheather there is such kind of polymer which can
suvive in base (KOH or TMAH) and be easy to remove afterwards.

Regards

Weiquan Yang
EE department, University of Texas at Arlington

2010/5/6 Om Suwal 

> Dear Kagan,
>
> In my experience, the use of thermally grown oxide does stand well as etch
> mask for both TMAH . The oxide etch rate is ~2A/min for TMAH @80C.
> Thermally
> grown >3000 A oxide is sufficient as etch mask to etch for 500 um
> Si substrate of SOI.
>
> Regards
> Om
>
> On Thu, May 6, 2010 at 3:44 AM, Kagan Topalli <
> [email protected]> wrote:
>
> > Hi,
> >
> > PECVD nitride and oxides cannot withstand several hours of KOH or TMAH
> > etching. LPCVD nitride or thermally grown oxide might be the choices for
> > masking KOH or TMAH etching.
> >
> > Regards.
> >
> > --
> > Kagan Topalli
>
> --
> Om Krishna Suwal
reply
Events
Glossary
Materials
Links
MEMS-talk
Terms of Use | Contact Us | Search
MEMS Exchange
MEMS Industry Group
Coventor
Harrick Plasma
Tanner EDA
MEMStaff Inc.
The Branford Group
Addison Engineering
University Wafer