A MEMS Clearinghouse® and information portal
for the MEMS and Nanotechnology community
RegisterSign-In
MEMSnet Home About Us What is MEMS? Beginner's Guide Discussion Groups Advertise Here
News
MEMSnet Home: MEMS-Talk: DRIE problem in etching high resistivity silicon substrate
DRIE problem in etching high resistivity silicon substrate
2010-09-14
[email protected]
2010-09-14
Robert Ditizio
2010-09-15
Ned Flanders
DRIE problem in etching high resistivity silicon substrate
[email protected]
2010-09-14
Hi everyone ,

        We are now etching holes through silicon wafers. When we are using low
resistivity silicon wafers, the sidewall profile can be perfectly controlled,
but when using high resistivity silicon wafers, very serious undercut was
observed at a depth only about 50 micron when Al was used as etching mask. So,
is this phenomenon caused by the charge accumulation due to the high
resisitivity or anything else? Anybody has experienced this and has a solution?
Thanks.

----------------
Sincerely yours,
Dayong Qiao, Ph.D.
M/NEMS Lab.
Northwestern Polytechnical University
Xi'an, China 710072
http://mems.nwpu.edu.cn

Tel: 86-29-88460574(Fax)
reply
Events
Glossary
Materials
Links
MEMS-talk
Terms of Use | Contact Us | Search
MEMS Exchange
MEMS Industry Group
Coventor
Harrick Plasma
Tanner EDA
Harrick Plasma, Inc.
Mentor Graphics Corporation
MEMStaff Inc.
Nano-Master, Inc.